Abstract-Continuous conduction mode power factor correction (PFC) without input current measurement is a step forward with respect to previously proposed PFC digital controllers. Inductor volt-second (vs L ) measurement in each switching period enables digital estimation of the input current; however, an accurate compensation of the small errors in the measured vs L is required for the estimation to match the actual current. Otherwise, they are accumulated every switching period over the half-line cycle, leading to an appreciable current distortion. A vs L estimation method is proposed, measuring the input 
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I. INTRODUCTION
S OME advantages that motivate the use of digital control in PFC stages include: reduction of discrete components, reduction of size, reduction of sensitivity to parameter tolerances, ease of controller implementation, and extension of its performance limits. A resistive sensor is the most commonly used solution for current sampling. The power dissipated by this resistor causes a hot spot in the converter, as shown in Fig. 1 . The first criterion to determine the value of the resistor is often the gain of the amplifier stage (see Fig. 2 ) [1] . Furthermore, the current analog-to-digital converter (ADC) must have a wide bandwidth, increasing the cost in comparison with voltage ADCs. Current estimation techniques to reduce cost and maintain performance based on voltage measurements are presented in [2] , [5] for single-phase and multiphase converter applications, 0885-8993 © 2013 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. respectively. For PFC applications, several works have been presented to avoid sensors or ADC chips in the converter, simplifying the control circuit. Approaches such as [6] , [7] eliminate the voltage sensor in the input or output voltage, [8] uses the diode current as a variable to compute the duty cycle, and [9] and [10] avoid the use of an ADC chip in the current acquisition, but a current sensor is used. In [11] , the current sensor is avoided to detect zero current in a critical mode (CRM) boost converter. In continuous conduction mode (CCM) boost PFC converters, the most recent works with current sensorless solutions to obtain power factor correction are [12] - [17] . A digital PFC using analog comparators and no ADC is presented in [12] , while a predictive duty-cycle is presented in [13] and [14] with an implementation in a DSP and in an FPGA, respectively. In [15] and [16] , the current loop is avoided with a sinusoidal input voltage, while the same approach is improved in [17] under distorted input voltage.
With the aforementioned controllers, high power factor value and low THD of the input current (THDi) are achieved in the voltage and power ranges presented for each reference in Fig 3  ( according to the experimental results presented in each work). Furthermore, the influence of the parasitic elements and the effects of the nonidealities are not analyzed in detail. The green area represents the goal of this study, which corresponds with the typical range of commercial analog ICs [18] for CCM PFC controllers (universal input voltage range and wide output power range).
This study is based on the input current rebuilding concept [19] - [22] . The variable volt-seconds (vs L ) across the inductor is estimated in each switching period, and the small error (current estimation error) accumulated per switching period over the half-line cycle causes current distortion. The effect of the switching delays is presented in [19] . One of the aims of this study is to find a good tradeoff between resolution and speed, in which the current estimation error is cancelled using a twofold strategy:
1) a fast and coarse feedforward control to compensate automatically the effect of the switching delays, presented in the previous work [19] , measuring these delays every switching period; 2) a fine low-frequency feedback control, with high resolution, to compensate automatically the current estimation error. The error compensation strategy is found in the study and modeling of the influence of the different sources of current estimation error such as the parasitic elements and errors in the voltage acquisition data. This analysis is the second objective of the study. This paper is organized as follows. In Section II, a brief overview on input current estimation without a current sensor is provided. Section III shows the estimation mismatch due to errors in the capture of voltage data, which are due to tolerances and offsets in the voltage measurement circuits (resistors, ADC, etc.), the differences between the estimated inductance and the real one, the influence of the parasitic elements, and delay in the drive signal. The digital compensation technique of the errors is described in Section IV, supported with simulation results. An auxiliary circuit for DCM detection is presented in Section V and applied to a novel feedback corrector of the estimation error in Section VI. Experimental results are presented in Section VII for a 1-kW boost converter operating over a wide range of input voltage and load power.
II. DIGITAL CURRENT ESTIMATION WITHOUT
CURRENT SENSOR Fig. 4(b) shows the simulation block diagram of the current estimator implemented in a digital device, which represents a behavioral model of the boost converter illustrated in Fig. 4(a) . The input and output voltages of the converter (v g and v o ) are applied to the inductance L, and define the real input current (i g ), so they have to be measured and quantized to estimate the current value in the digital controller. The hardware scheme of the 
The voltage across the inductor is defined by the power converter states (ON-state and OFF-state), designated in the current estimator by the on-off signal that drives the power switch Q. The result is in an estimated inductor voltage v * L and a quantized rebuilt inductor voltage v L,reb . The ON and OFF times are initially known because they are generated by the controller. The bin q represents the LSB resolution defined by the designer. Ideally, q g = q o = q, but a real analog-to-digital conversion causes a small difference between them
where ε g and ε o are the per unit error of the input and output analog-to-digital conversions, respectively. Theoretically, the inductance L is known, but tolerances, temperature, switching frequency, and the inductor current cause a difference between the estimated inductance (L est ) and the real one that depends on the core material. The inductor is modeled as an integrator with a gain equal to the inverse of its inductance, whose output is the digitally rebuilt (estimated) input current i reb . This signal i reb is used in the PFC current loop instead of the real i g . Table I shows the correspondence between the analog variables (actual variables in the converter) and their corresponding digitally estimated variables expressed in the same units. These variables define i g and i reb according to the expressions presented in Table II , where Δi g and Δi reb are the peak-to-peak current ripple of the real and rebuilt input current, respectively.
If the analog and digital variables are equivalent, with At the beginning of the line voltage semicycle, i reb = i g = 0. Since the input current is not measured, the line zero crossings are the only points where the real current is known. Small errors in the digital variables compared with the analog (see Table I All of these errors are described separately in Section III, where the current estimation error caused by these different situations is modeled.
III. MODELING THE CURRENT ESTIMATION ERRORS
To simulate the effect of the different causes of error and perform a first validation of the model, the system has been modeled with the switching converter in PLECS and the behavioral control algorithm in Simulink as shown in Fig. 6 .
The real input current i g and estimated input current i reb are solved for CCM operation according to where
, and constant voltage values are assumed over each switching period j. The current estimation error, defined as i error = i g − i reb , is evaluated after n switching periods, as the accumulation of the difference between (3) and (4)
(5) The error from (5) can be expressed as a function of i reb and it is possible to calculate the value of the real input current after n switching periods as
(7) Expressions (6) and (7) have two different terms. The first term defines a current proportional to i reb , which is the variable controlled by the PFC controller and ideally has a sinusoidal shape. Therefore, the first term does not create distortion (harmonics) in i g . The second term is not sinusoidal and nonzero when q g = q o , causing current distortion and decreasing the power factor. Fig. 8 shows the simulation of i reb and i g at the top of the figure, and the simulated current error i error,sim compared with the modeled error defined by (6) , i error , when q g = q o = q, at the bottom.
The second cause of error analyzed in this study is due to the difference between the real inductance (L) and the estimated one L est . The behavior of the sensorless boost converter is illustrated in Fig. 9 in the switching periods j and j + 1 when L = L est and q g = q o = q, i.e., considering the inductance error only.
According to Fig. 9 , the current values are defined at the end of the switching period j by
Comparing (8) and (9), the relation between i reb and i g yields to expressions (10) and (11) for i g and i error , respectively. As it has been addressed before, i reb is the variable controlled by the PFC control algorithm, so it has a sinusoidal shape (proportional to the input voltage). Considering L constant over the line cycle, i g is sinusoidal too, and no current distortion appears despite the current estimation error, as it is presented in Fig. 10(a) . Fig. 10(b) shows the current waveforms with a nonlinear current dependent inductance L(i) [23] , as is the case of one of the inductors built with a soft-saturation core used in the experimental results. The model of soft-saturation inductor used in this study is presented in [24] , which considers the permeability dependence on the magnetizing force
Up to this point, it can be seen that the difference between q o and q g causes current distortion and decreases the PF value because it means a difference between the V/bit resolution in the ON-state and in the OFF-state, and consequently, a difference in the A/bit also. To analyze the behavior of the PFC controller with the current estimator, it is assumed that q = q g and L est = L, and the current error accumulated in n switching periods is defined by The last cause of current distortion analyzed in this study is the influence of the parasitic elements. Fig. 11 shows the model of the boost converter with parasitic elements, R L being the effective series resistor of the inductor, V D and R D the forward voltage at zero current and the ON-state resistor of the power diode, and R on the MOSFET ON-resistance.
The controller varies the duty cycle d such that the average input current over the switching period is i g = v g /R e , where the emulated resistance R e is chosen by the controller to obtain the desired dc output voltage. By solving the volt-second balance in L, assuming the small-ripple approximation (13), it is possible to solve the command d given by the PFC controller to obtain a sinusoidal current [25] 
Defining v par as the average voltage drop across the parasitic elements, in each switching period
and substituting (14) into (15), we get International Rectifier Power MOSFET, the switching devices used in the laboratory prototype. It can be observed that the current estimation error, i g is not sinusoidal, with PF = 0.770 and THDi = 44%.
An additional error in the estimated volt-seconds applied to the inductor is caused by time errors and is addressed in [19] , where it is concluded that they are mainly due to the difference between the ON-time applied in the real converter (t on ) and the estimated ON-time, t * on . The effect of this time-error is illustrated in Fig. 13 on-time modification in the switching period j
IV. DIGITAL CORRECTION OF THE CURRENT ESTIMATION ERRORS
Two compensation strategies, working at the same time, are presented in this section. The first one is time compensation, meaning an improvement in comparison with the previous work [19] . The ON-time error Δt on [j] is measured every switching period, and it is compensated by accounting for it when the digital circuit calculates the required on-time in every switching period. In this case, as is presented in [20] , an auxiliary circuit, which includes a resistor divider and a signal diode, is used to detect the drain-to-source voltage drop across the power MOSFET and obtain the digital signal (v * ds ) which indicates the real ON-OFF transitions in the boost converter, as is presented in Fig. 14 This strategy constitutes a coarse and fast feedforward compensation of the volt-seconds error caused by a time error. The resolution of the Δt on measurement depends on the clockperiod of the digital device and the minimum error is ±T clk /2 [22] . For the boost parameters presented before and a 10 ns (±T clk /2 = ±5 ns) clock period, the current error accumulated in half line cycle, i.e., n u switching periods, is i error [n u ] = ±1.40 A, where n u =f sw /(2f u ). The clock-frequency is a bottleneck in this controller because it fixes the minimum Δt on value. Higher f sw leads to higher current estimation error [19] .
A second error compensation strategy is proposed, based on the modification of the current estimator block presented in Fig. 4 . The new approach is presented in Fig. 15 . It consists of introducing a new digital signal v dig , which modifies the output voltage signal v * o in the current rebuilding algorithm. Assuming q = q g , the signal v dig means a modification of v L in each switching period given by (18) If it is considered only the effect of the parasitic elements, the value of v dig that compensates this effect is obtained comparing (16) and (18) to assure v par = v dig , resulting in
Expression (19) describes a waveform almost constant over the line cycle. Neglecting the output voltage ripple v o ≈ V o , and considering R on ≈ R D , the new signal can be approximated as v dig = β/q g , where β is a constant defined by (20) . Fig. 16 shows the simulation of the error compensation using v dig with V g = 230 V rms , V o = 400 V dc , P o = 640 W, f sw = 72 kHz and reactive components L = 1 mH, and C = 220 μF. The parasitic elements are R L = 0.3 Ω, R D = 0.2 Ω, V D = 0.6 V, and R on = 0.18 Ω. The resulting power factor is 0.997 with THDi = 1.78%, improving the results obtained in Fig. 12 .
With the v dig signal added to the current estimator, not only the influence of the parasitic elements is compensated but also the current error due to q g = q o . Note that both sources of error cause equivalent i error shape. 
V. DISCONTINUOUS CONDUCTION AUXILIARY DETECTION CIRCUIT
Accumulated current estimation error over the half-line cycle causes input current distortion, decreasing the power factor. As it has been shown in Figs. 8 and 12 , when it happens the time in which discontinuous conduction mode (DCM) occurs is a parameter that enables the detection of discrepancy between i reb and i g .
An auxiliary circuit, capable of detecting the converter mode of operation (CCM or DCM) is presented in this study. Fig. 17 shows the hardware architecture(see Fig. 17(a) ) and the circuit behavior (see Fig. 17(b) ). A digital signal DCMi g , indicates the converter operation mode by its logic level (e.g., DCMi g = "0" for CCM operation and DCMi g = "1" for DCM operation). This circuit, similar to the one described in [26] and [27] , compares the output voltage v o , with the MOSFET drain-to-source voltage v ds (previously used to measure the drive signal delays), adapted with two equal resistor dividers (R ds1 = R a , R ds2 = R b ). In CCM operation, v ds > v o (due to the influence of the parasitic elements) during the whole OFF-time, but this is not true in DCM operation. Drain-to-source voltage v ds , adopts a value close to the input voltage as soon as input current i g reaches zero. But the inherited parasitic elements of the power switches cause oscillations in the drain-to-source voltage around v g [28] . The comparator output signal x 1 , is registered at the beginning of the switching period using the on-off signal rising edge, which is internally available in the digital device. If x 1 is high at this sample instant, the boost converter is operating in DCM (DCMi g = "1"). Conversely, if sampled x 1 is low, the converter is operating in CCM (DCMi g = "0").
In the case of the digitally rebuilt input current i reb , the signal DCMi reb , indicates whether i reb = 0 at the beginning of the switching period. DCM operation is estimated when DCMi reb = "1" and CCM operation is estimated when DCMi reb = "0."
VI. HIGH RESOLUTION FEEDBACK LOOP ANALYSIS AND STABILITY
Recent works [12] - [17] , [19] avoid the input current measurement and propose a PFC digital control that includes the measurement of the parasitic elements (R L , V D , R D , R on ) and applies a duty cycle command d, according to these elements, or simply neglects their influence. But parasitic elements influence change with the temperature, frequency, and the components used in the PFC converter. It can be observed that in these previously proposed solutions for sensorless PFCs use high inductance values and low switching frequencies in comparison with the state-of-the-art of CCM PFCs that include a current sensor.
The estimated input current i reb , presents a DCM time, T 
Thus, an indirect measurement of the current estimation error is obtained by e DCM . The output voltage loop assures the desired output voltage v o , and depending on the v dig value, two different situations, shown in Fig. 18 , can occur. If e DCM < 0 (see Fig. 18(a) ), then i g < i reb, and it is necessary to increase v dig to match DCM times. On the other hand, in Fig. 18(b) , the situation with e DCM > 0 is shown with i g > i reb , where it is necessary to decrease v dig .
To obtain a universal PFC controller that compensates all the current estimation errors, the proposed the new feedback loop adjusts v dig to match T reb DCM = T g DCM . A block diagram of the proposed control loop is presented in Fig. 19 . The DCM time error e DCM is the input of a compensator, which modifies its output signal, v dig , until the DCM times match, i.e., e DCM = 0.
At the same time, this new feedback loop compensates with high resolution for the estimation errors not compensated by the feedforward strategy, due to the ±T clk /2 resolution of the Δt on measurement (addressed in Section IV). In this study, 10-bit ADCs are used and v dig is a 14-bit signal. Therefore, the output voltage signal used to estimate the input current (v * o2 in Fig. 15 ) has 14 bits (4 LSB added). The current error for a given v dig is defined by To not interfere with this, the DCM time compensation loop has a lower bandwidth, using a sample period equal to T s = 1/f c . With this assumption, a complete derivation of the model is presented in detail in [30] , where the model of the system (plant) is given by
Using a PI compensator, K PI /(z − 1), the Jury stability criterion defines the range of values of K PI for a stable system as 
VII. EXPERIMENTAL RESULTS
A 1-kW boost converter with the proposed digital feedback loop and feedforward time compensation has been built and tested to illustrate the behavior of the auxiliary circuit that captures the drain-to-source voltage and the performance of the 2 Ω. The laboratory prototype was built to work under wide voltage and current ranges and shows the behavior of the controller under different operating conditions without changing the components. The digital PFC controller and the feedback loop were described in VHDL and implemented in a Xilinx XC3S200E field programmable gate array (FPGA). A "nonlinear-carrier" (NLC) controller [29] was used in this case as PFC controller technique, controlling the rebuilt input current i reb . A second order ad hoc sigma delta ADC [19] was used to sample the output voltage and a commercial TLV1572 serial 10-bit ADC was used for the input voltage.
The ON-time and the ON-time modification (Δt on ) due to the drive signal delays over the half-line cycle are shown in Fig. 21 for different loads (320, 480, and 970 W). The delay is a function of the MOSFET gate resistance, drain current, and the MOSFET parasitic elements. With the auxiliary circuit shown in Fig. 14 , Δt on is measured each switching period and the active time of the drive signal is compensated instantaneously [19] , [20] . Fig. 22 shows the main waveforms of the DCM condition detection circuit for the real input current with R ds1 = R a = 1.2 MΩ and R ds2 = R b = 9.31 kΩ. The digital signal, DCMi g changes to "1" when the first DCM oscillation in the drain-tosource voltage occurs. Experimental and simulated waveforms are in good agreement as shown in Fig. 17 .
The experimental results in steady-state operation are shown in the waveforms of Fig. 23 for different input voltages (85 V rms -60 Hz and 230 V rms -50 Hz), output power and both inductances (L 1 and L 2 ). It is observed that DCM times are matched and sinusoidal input current is achieved. Power factor and total harmonic distortion of the input current (THDi) values are listed in Table III for input voltage ranging from 85 V rms -60 Hz to 250 V rms -50 Hz at different output power, fulfilling the goal set in Fig. 3 . A comparison of the harmonic content at nominal conditions (230 V rms -50 Hz, 1 kW) with the limits defined by IEC 61000-3-2 for Classes A, D, and C is shown in Fig. 23 .
Measured THD i values are a little lower with L 1 than with L 2 . This is caused by the current dependent inductance of the inductor built with a soft saturation core [23] . The aim of using this inductance in the proposed controller is to show the behavior of the controller under two different conditions. The use of L 2 on one hand introduces a nonlinear behavior that produces higher current distortion as the current increases and on the other hand keeps the CCM operation for a higher load range. Despite this aspect, the experimental results demonstrate high power factor for all the tested conditions. It is important to note that the digital controller has not been re-tuned to operate under the different conditions. This shows the universal nature of the approach presented in this study with switching frequency and inductance similar to traditional and commercial analog PFC designs.
The time evolution of the e DCM value under a load step down (970-640 W) is shown in Fig. 24 . After the error value peak which occurs when the load step is applied, the fine error feedback loop modifies v dig , compensating the DCM times error reaching a steady-state condition with e DCM = 0 in around 6 s. During the transient time with e DCM = 0 not excessive deterioration of the power factor occurs due to the feedforward compensation of the estimation error. The value of Γ = 60.3 and gain of the PI controller has been settled to K PI = −1.
VIII. CONCLUSION
A universal current sensorless controller for Boost PFC stages operating in CCM has been presented. The current is digitally rebuilt in a digital device and this digital signal is used in the PFC current loop. Making the most of the digital control capabilities, the traditional current sensing analog circuit is substituted by a simpler circuit (two resistor dividers and a comparator) that detects the DCM condition in the input current by translating the pulsated drain-to-source voltage into a digital signal, searching for the best tradeoff between the circuit complexity versus resolution and speed response. With this circuit, an indirect measurement of the current distortion is obtained by comparing the actual and estimated DCM times.
The effect of the parasitic elements in the input current estimation for sensorless PFC boost digital controllers operating in CCM has been analyzed. In this case, the current estimation is carried out by measuring the input, output, and MOSFET drain-to-source voltages.
The error between the estimated and actual DCM periods close to the zero crossing of the input voltage is a key variable to accurately correct the error in the estimation of the input current and the consequent distortion. An auxiliary circuit detects DCM condition in the input current comparing drain-to-source voltage with the output voltage during the MOSFET OFF-time.
The single digital signal acquired from the MOSFET drain-tosource voltage drop is used by both the feedforward and feedback compensators. The feedforward one represents a coarse compensation of current estimation errors due to time delays. And the new feedback loop generates a constant digital signal to compensate current estimation errors, modifying the output voltage measurement used to estimate the input current, and minimizes this DCM time error. This feedback loop autotunes the value of the digital signal when the converter operates in a wide load or voltage range with a high resolution, resulting in an average real input current proportional to the input voltage in each switching period. A universal Boost PFC digital controller is achieved without current measurement, so in the point of view of the designer the complexity of the PFC controller decreases. With this feedback loop, parasitic element values do not need to be measured and are compensated for automatically, representing a step forward in comparison with the previous works about PFC sensorless controllers. The prototype has been tested with two different inductors (linear and nonlinear), and the experimental results show, in both cases, high power factor with reliable performance under different load and voltage conditions.
